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ABSTRACT

S e lf S ta b iliz in g W o rm h o le R o u tin g
by
Anthony B. Kenitzki
Ajoy K. D atta PhD. Examination Committee Co-Chair
Professor of Com puter Science
University of Nevada. Las Vegas
Sébastien Tixeuil PhD. Examination Com m itte Co-Chair
Professor of Com puter Science
Université de Paris-Sud. France
Parallel and distributed systems are composed of individual processors th at communicate with
one another by exchanging messages through communication links. WTien the sender and the re
ceiver of a message are not direct neighbors, intermediate processors must cooperate to ensure proper
routing.

Wormhole routing is most common in parallel architectures in which messages are sent in small
fragments called flits. We assume that each processor will contain a single fixed-size flit buffer for
each incoming link. A processor must forward the flit in a given link buffer to another processor
before receiving another flit on th at link. This perm its messages to wind through the entire network
from source to destination, resembling a worm. Wormhole routing is a lightweight and efficient
method of routing messages between parallel processors.

Oiur purpose is to modify existing wormhole routing algorithms in familiar topologies to make
iii

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

them self-stabilizing. Self-stabilization is a technique th at guarantees tolerance to transient faults
(e.g. memory corruption or communication hazard) for a given protocol. Transient faults would t\-pically place the network in an illegitimate state, while Self-stabilization guarantees th at the network
recovers a correct behavior in finite time, without the need for hum an intervention. Self-stabilization
also guarantees the safety property, meaning th at once the network is in a legitimate state, it will
remain there until another fault occurs.

This paper presents self-stabilizing network algorithms in the wormhole routing model, using
the unidirectional ring and the two-dimensional mesh topologies. We chose the ring topology to
illustrate the numerous difficulties of self-stabilization in a wormhole routing environment, even in
one of the most simple network topologies. We then extend the results of the ring topology to a
more complex two-dimensional mesh network.

IV
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CHAPTER 1

INTRODUCTION

LI

Processor Networks

A massively parallel m ulti-computer consists of a number of processors directly connected through
physical wires or shared memory registers. There are two main parallel architectures currently in
use [Jur98). In a physically-shared memory parallel com puter, till processors access a shared pool of
memory on an interconnection network. In a physically distributed memory parallel computer, each
processor on the network has its own local memory and software programs. This paper utilizes the
physically distributed parallel computer interconnection model in which processors will send messages
to one another through directed channels.

1.2

Topology

The topology of a processor network tells us how all of the processors are interconnected, and most
im portantly which processors are adjacent to one another. Since it is expensive in terms of hard
ware and software complexity, processor networks are rarely completely connected. Therefore, it is
necessary to develop message routing protocols in order for non-adjacent processors to communicate
with one another.
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1.3

Self-stabilization

In 1974. Dijkstra pioneered the concept of self-stabilization in a distributed network [Dij74). A
distributed system is self-stabilizing if it will return to a legitimate state in a finite number of steps,
regardless of the initial state, and the system will remain in a legitim ate state until another fault oc
curs. Thus a self-stabilizing algorithm will tolerate transient processor faults. These transient faults
include variable corruptions, program counter corruptions (which temportirily cause a processor to
execute any code in any order), and communications channel corruptions.

1.4

Routing Protocols

There are many routing protocols for interconnected processor networks, and some of the most
popular schemes are store and forward, virtual cut-through, and wormhole routing. In the store
and forward protocol, messages are broken into packets, and each packet is forwarded in full to each
processor along a path. A processor cannot forward a message packet until the entire message packet
is received. In 1979. Kermani and Kleimock proposed an improvement on the store and forward
routing scheme called virtual cut-through [Ker79l. Virtual cut-through is a protocol similar to store
and forward, except that a packet is only stored a t a processor if the required outgoing channel is
not available. Wormhole routing uses a cut through routing technique with a few differences. In
wormhole routing, message packets are broken into even smaller fragments called Bow control digits
(or flits). Routing and control information is stored in the first flit (also called the header flit). As
the header flit moves through the network toward its destination, every processor it passes through
will reserve a chtmnel for the remaining flits of the message. W hen the last ( tail) flit of the message
passes through a processor, the chaimel reservation is released. If a header flit reaches a processor
where there is no available output channel resource, the other flits in the message packet remain
where they are until the header advances. Thus the flits of the packet wind from the header to the
source like a worm.
A routing protocol needs to be low latency, simple, high throughput, and robust [Glass92j.

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

Latency refers to the time th at it takes for a packet to travel from the source to its destination.
Wormhole routing has an extremely low transmission latency, since a flit of a message packet does
not have to wait for the entire packet to arrive at a processor before it can be transm itted again.
The protocol is simple in th at the packet buffers required a t each processor need only be a few flits
large (a few bytes). High throughput is achieved through adaptive routing, in which a message may
take many paths from the source to the destination. A message may make many adaptive turns
in order to avoid congestion, meaning that if a header flit reaches a processor where an outgoing
channel is blocked, it is allowed to move in another direction.

1.5

Related Work

Considerable research has been done in making wormhole routing robust (fault tolerant). Papers
such as [Da90j add mrtual channels to the network to handle faults. V irtual channels divide a single
physical channel into many, sharing the bandwidth between them. Papers such as [Glass93] use
an adaptive turn-based model to avoid faults. If a faulty processor is encountered on the network,
a message will choose a path around the (ailed processor. All of these wormhole routing papers
are written to tolerate fail-stop faults, meaning that one or more processors will cease to function
entirely on the network, while the remainder will faithfully execute their programs. Papers such as
[BDT99] present self-stabilizing network algorithms in a virtual cut through setting, but not in a
wormhole routing environment.

1.6

Our Contribution

Self-stabilization takes the concept of a robust wormhole routing algorithm one step further.
This paper presents self-stabilizing wormhole routing algorithms for the ring and mesh topologies.
We show th at even in a simple ring topology, self-stabilizing wormhole routing is not trivial. A
local processor fault can cause message flits to be lost or introduced a t random , leaving fragmented
and corrupted messages on the network. D ata flits can flood all of the processor buffer flits on the
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network. Misrouted Leader flits can cause the network to deadlock. All of these problems have
to be resolved without human intervention. In a self-stabilizing environment the mesh algorithm
is beleaguered not only by faulty messages, but also by faults in the chaimel reservations of active
message paths (also known as circuits). A message circuit can branch, sending flits in all directions
across the network. A cycle can be created in the circuit, thus causing a deadlock of the network.
Circuits ctm be broken in the middle, leaving imroutable message fragments in the network. Finally,
stale circuits can remain in the network forever if no tail flit passes through them. Once again, all
of these faults must be corrected in finite time.

1.7

Thesis Outline

In chapter two. we first illustrate the possibility of self-stabilizing wormhole routing using a
unidirectional ring. Chapter three extends the results of chapter two to a more complicated network
topology and routing algorithm. In chapter three we implement a self-stabilizing adaptive wormhole
routing algorithm in a mesh topology. This algorithm is a modified version of the two-dimensional
mesh adaptive routing algorithms presented by Glass and Ni in both [Glass91| and [Glass92|. Finally
in chapter four, we present conclusions and future research opportunities.
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CH APTER 2

SELF-STABHJZING WORMHOLE ROUTING IN RINGS

In this chapter we present a self-stabilizing wormhole routing algorithm for a ring topology. First,
we formally define the network model, wormhole routing, and self-stabilization. Next we illustrate
the inherent difficulties wormhole routing presents even in a topology as simple as a ring. Last, we
present the self-stabilizing algorithm and proof.

2.1

Network Model and Topology

Our network model is a clockwise unidirectional ring G = {U. E}, where U is a set {I. 2. 3.
... n} of processors, zmd E is the set {(I. 2). (2. 3). (3. 4). ... (n. I)} of channels connecting the
processors in a ring shape. An individual Processor P can only receive messages on its incoming
(right) channel (predecessor(E). P). and it can only trtmsmit messages on its outgoing {left) channel
(P. successor!P)).

2.2

Wormhole Routing

In wormhole routing, message packets are broken into flow control digits (or flits), each flit is
only a few bvtes in size. All routing and message control information is stored in the first flit (also
called the header flit). As the header flit moves through the network toward its destination, every
processor it passes through will reserve a channel for the content ( data) flits of the message to pass
through. The other flits of the message will thus follow the header flit in a pipe-line fashion. When

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

the last ( tail) flit of the message passes through a processor, the channel reservation for th at message
is released. If a header flit reaches a processor where there is no available output channel resource,
the other flits in the message packet remain where they are until the header flit advances. Thus the
flits of the packet wind from current processor containing the header flit, all the way back to the
source processor (much like a worm).

2.3

Specification

Our algorithm is self-stabilizing, meaning th at we will prove th a t the foUonmg three properties
hold:
1. C o n v e rg e n c e : Regardless of initial state, the network must return to a legitimate state in
finite time. Local processor faults can corrupt variables to completely arbitrary values. Thus
message flits and wormhole paths can be lost or corrupted. Convergence guarantees th at the
cdgorithm will recover from these faults.
2. L iv e n ess: .A. fault must not cause the network to deadlock, livelock. or starve. A network
is in a deadlock state when one or more processors are waiting for a resource th at will never
be released. Livelock happens when all processors are executing as normal, but the tdgorithm
fails to progress. Starvation occurs when a processor is prevented from performing a critical
function forever.
3. C lo s u re : Once the network is in a legitimate state, it will remain in a legitimate state until
a fault occurs. The legitimate state of the network is defined in Section 2.10.1

2.4

Problems Encountered

In the self-stabilizing environment, network faults can corrupt the local variables of any network
processor. Thus messages flits and their wormhole routing paths can be spontaneously introduced,
lost, or corrupted. There are two kinds of corrupted messages th a t we may encoimter:
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1. Messages th at are structurally not correct. A transient fault czm cause message fragments to
be corrupted beyond usefulness, or lost altogether. These messages will not contain both a
header flit and a tail flit and are of one of the following types:
(a) Headerless Message Fragments: This happens when several message flits are in the net
work without a header.
(b) Header Message Fragments: A header without a tail moves alone in the network.
(c) Headerless Flooding: A single message without a header and without a tail occupies all
the network flits and moves throughout the network.
(d) Misrouted Messages: A message header flit is forwarded onward rather than delivered by
the destination processor. It is then possible to deadlock the network.
2. Messages th at are logically not correct. These messages will contain both a header and a tail,
but the contents of the message will be corrupted from an application point of view or from a
routing point of view.

2.5

Solutions and Ideas

Our algorithm implements rhe following solutions to these problems:

H e a d e rle s s M e ssa g e FV agm ents.

If the header of a message is lost before it reaches its des

tination. we must handle and discard this corrupted message. When a header flit of a message is
received in the incoming channel of a processor, the chaimel is locked for th at message until the tail
of th at message is encountered. Whenever a processor receives a non-header message fragment on
an incoming channel th at is not reserved for th at message, then the fragment is discarded.

H e a d e r M e ssa g e fV ag m en ts.

Corruption can cause the network to be flooded with message

headers without tails. To correct this, we can implement a maximum number of hops on a message
header. W hen a processor receives a header, it will know how long the header has been active on
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the network. A global maximum tim e can be specified by the application, e.g. if an upper bound
on n is known to the application, this bound can be used as the maximum number of hops.

H e a d e rle ss F lo o d in g .

Since the network can start in any arbitrary state, it is possible to have

every processor filled by a non-header value. All processors believe th at they are forwarding a
valid message. The solution to this is to have every processor coimt how many flits have been
forwarded in a message. The application layer will specify a maximum message length. Since the
headerless message has no end. a t least one processor eventually decides to begin discarding the
message fragments.

M is ro u te d M e ssa g e s.

Program counter corruption can cause a processor to simply forward a

message rather than deliver it. This can be dealt with in the same manner as header message
fragments. So long as the maximum number of hops for a message is set to |V'| - 1. a message can
never be routed again by its originator.

M essag es t h a t a re lo gically n o t c o rre c t.

It is possible for a header flit to contain a destination

that does not exist in the network. Since each header flit has a tim eout stam p in the header, the
message is eventually dropped. The message will then be a headerless message, which was handled
above.
Incomplete or complete messages with corrupted data can be delivered at a destination processor
to the application layer. It is the responsibility of the application layer to recognize and discard the
message in this case.

2.6

Assumptions and Conventions

Our algorithm uses the following assumptions with regards to the system:
A to m ic A c tio n s : All enabled actions within a single processor in the network are executed atom
ically. This does not prevent other processors from executing actions a t the same time.
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C o n n e c tio n M a n a g e m e n t : There are two types of network communications, connectionless and
coimection-oriented [Gouda98]. In a connectionless communication, a Processor P can flood
another Processor Q with message packets without regard for the readiness of Q to accept
those messages. The Processor Q is allowed to discard any messages th at it cannot process or
hold in its local buffer. Wormhole routing requires connection-oriented strict flow control, since
only one flit can be held by a given processor at any time. We must assume a self-stabilizing
alternating bit protocol such as the algorithm described in [.AB98|. Thus we can prevent a
Processor P from sending more than one flit a t a tim e to a Processor Q th at is ready to accept
one.
C ra s h F a u lts : .A processor th at crashes will instantly reset, writh all variables set to arbitrary
values. Processors are always active and available on the network.
F a ir S c h e d u le r : We model a large local multi-processor system. .All processors in the network
move at neturly the same speed. Chaimels can be modeled by physical wires with a knownbound delay, or by read-modifr-write shared registers. Thus we assume a fair asynchronous
environm ent for till processors. By fair, we mean th at if a processor has a guarded command
th a t is continuously enabled, then this guard is eventually executed.
H a r d -C o d e d C o n s ta n ts : Constants are hard coded and cannot be corrupted. Constant values
occupy static and read-only memory. Tv-pically. constants for our algorithm are inputs from
the application layer.
R a r e o c c u rr e n c e o f E r r o r s : In any infinite execution, the num ber of faulty actions is finite. Put
simply, all faults have to eventually stop in order for the error correction code to return the
network to correct behavior. Those failures are transient failures: after some time, they cease
to occur.
S in g le S e n d e r : Only one processor on the network contains the code to introduce new messages
onto the network.
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T im e o u t A c tio n s : Since we assumed th at we have a fair scheduler, th at all processor execution
speeds are similar, and that communication delays are bounded, then we can assume that all
timeout actions are accurate based on the local clock a t each processor.
V a ria b le D o m a in s ; Each variable has a set of valid values that it may take. The variable cannot
be corrupted to a value outside of the legal domain of that variable.

2.7

Program ming Conventions

This program is written as a series of guarded commands. This concept was first introduced by
Dijkstra [Dij75| as ...constructs that allow non-deterministic program components for which at least
the activity evoked, but possibly even the final state, is not necessarily uniquely determined by the
initial state. .An action is of the form <guard> — > < statem ent> . .A guard is a boolean expression
over processor variables and an input (such as a message). A statement is a sequence of program
statem ents separated by the semicolon character. A single action can only be executed if the guard
is evaluated to be true, and all statem ents in an action are executed atomically.
The syntax for branching is borrowed from [Gouda98]. An if condition along with any state
ments preceded by [] symbols are evaluated for tru th in parallel. A single true guard is selected
nondeterministically for execution from th at list.

2.8

D ata Structures

In this section we present the d a ta structures and local variables used by the algorithm.
Flits are d a ta structures a few bvtes in length each. Programatically. we reference a member of
a flit d a ta structure as < flit> .< variable> . We will use the following d a ta structures for the three
tv-pes of flits:
I. H e a d e r F lits (h flit) consist of a global unique message identifier (mid), a tim e to live (ttl),
and a destination (dest). For example: send hflit(tnid, ttl. dest)
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2. D a t a F lits (dflit) consist of a message id and a fragment of th e actual message payload to
be sent. For example: send dflit (mid. dat)
3. T a il F lits (tflit) consist only of a message identifier. For example: send tflit(mid)
The maximum time to live in hops (maxtti) constant and the maximum message length constant
(maxlen) are inputs supplied by the application layer. The maximum message id (maxmid) is the
largest message id that is allowed by the processor software or register size.
The left channel lock (Ichannel) variable holds the current message identifier to transm it, or the
value 0 if the local processor is not routing a message. If a Processor P is not routing a message,
then P knows that it may deliver received d a ta and tail flits.
The total flits received (ftotal) variable is used to account the total flits received for a message.
This variable is used to prevent a d a ta flit flood, where one or more d a ta flits can remain in the
network forever moving in a circle.
Wormhole Routing flow control is guaranteed by a Clear To Send (CTS) wire th at connects each
processor in a uni-directional link. The CTS wire on Processor P for the link < predecessor(P).
P > is set to LOW when P is ready for a new message, or it is set to HIGH when it is not. This
wire can also be modeled as a read-modify-write shared register between the two Processors in the
unidirectional link. .A Processor can read the CTS variable of its successor, but it can only write
to its own. Thus the CTS variable will allow only one flit to be in the flit buffer of a processor at
any time, and that the processor will not accept another flit into its local buffer until it is empty.
Each processor will have a single CTS variable for each incoming link. This variable will simply be
called CTS for the ring protocol, since every Processor only has a single incoming link. .An example
of wormhole flow control with two intermediate routing processors is detailed in example Figure 2.1.
The Buffer variable represents the flit bufier of a processor. The Buffer variable can only hold a
flit value or no value at all (< em pty> ).
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2.9

.Algorithm

First we present the helper functions used by the algorithm in Section 2.9.1. The code of the
main program is in Section 2.9.2. Lastly, in Section 2.9.2 we present a brief description of each
action in the main program.

2.9.1

Helper Functions

The following are the functions called in the main program.
S E N D N E W M E S S A G E is a function th at will activate when the privileged Processor P is idle
for too long (th a t is. when P has nothing to forward and has nothing in its Hit buffer). The
processor will generate a new unique message id. an arbitrary destination, and then it will
send its left neighbor a new correct message starting with a header, numerous data Hits, and
a tail Hit. We will assume fairness, such th at eventually every processor will receive a message
from P.
D E L IV E R M S G is a function that will deliver a message to the appÜcation layer, clear out the
channel Hit buffer, and set the CTS variable of the incoming chaimel to LOW.
D IS C A R D is a function th at will clear out the channel flit buffer, and set the CTS variable of the
incoming channel to LOW.
R Ë C V is a function th at utilizes the previously assumed self-stabilizing connection protocol. The
RECV function is used to read transm itted d a ta from incoming channel.
S E N D is a function th at transm its d ata across an outgoing chtmnel. Since we assumed a selfstabilizing connection protocol, a Processor P can onlv initiate a single SEND on an outgoing
channel when a corresponding RECV action is activated on the other aide of the link by a
Processor Q.
T I M E O U T is a function th at will wait a sufficiently long tim e for a network condition to hold. The
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syntax of the TIMEOUT actions is borrowed from [Gouda98l- These are normal timeout actions
th at can be implemented with a local clock at each processor. In Gouda's book, a TIMEOUT
action is of the form TIMEOUT: <protocolpredicate> — *■< statem ent> . A protocol predicate
is of the form:
(local predicate of processor p)

A

(m pifch.p.q < kp) A
[m qifch.q.r < kq)

A

[m vifch.v.w < kv)
The details of a protocol predicate are as follows:
1. .A local predicate of Processor p is simply a regular guard similar to any other action. It
is a boolean predicate built using local variables in p.
2. kp. kq

kr are integers.

3. mp are messages sent from Processor p

to Processor q.

mq are messages sent from

Processor q

to Processor r.

mv are messages sent from

Processor v

to Processor ic.

4. m pifch.p.q is a count of all messages sent from Processor p to Processor q on the channel
< p. q > € E.
5. Every pair consecutive conjuncts of the form (m sifc h .s.t < ks) and {m t^c h .t.u < kt)
require th at each action that can send messages from Processor t to Processor u must be
preceded by a RECV action from Processor s to Processor £.

2.9.2

Algorithm Description

The algorithm (presented as Algorithms 2.1. 2.2. and 2.3) is composed of nine actions total, each
action performs the following functions:
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Figure 2.1; Wormhole Routing Transmission

A lg o rith m 2.1 Self-stabilizing Wormhole routing on rings (Main program)

program Self-Stabilizing Wormhole Routing in a Ring
process P [ i: 0..n-l |
inputs maxttl.

var

cemptys

maxmid.
maxlen
Ichannei: {0..maxmid}.
(total: {0..m axlen-rl}.

CTS; {LOW. HIGH}
Buffer; {< em pty>. hflit. dflit. tflit}
begin
RECEIVE actions (presented as Algorithm 2.2)
Q SEND actions (presented as Algorithm 2.3)
end
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1. Receive actions are formally presented as Algorithm 2.2 and are described below:
R l The action (R l) allows a processor to receive header hits. Header flits are first checked
to see if they have arrived at the correct destination. When a header flit is delivered the
Ichannei lock variable is set to 0. the not routing status. Header flits th at are not delivered

are first checked for faults (time to live). Faulty header flits are discarded, and all others
are w ritten to the local Buffer variable to be routed. Once a flit is written to the Buffer
variable, th e clear to send (CTS) variable is set to HIGH (not ready to receive).
R 2 The action (R2) allows a processor to receive d a ta flits. When a d a ta flit is received,
the Ichannei variable is examined against the message identifier of the data flit. If the
Ichannei variable is set to 0. then the flit is delivered. If the Ichannei variable is not equal

to the message id of the data flit, then the flit is discarded. The flit is only routable if
the message id of the data flit is equal to the Ichannei variable, and the total flits received
(total variable does not exceed the maxlen constant. Routable data flits are wTitten to the
Buffer variable and the CTS variable is set to HIGH.

R 3 The action (R3) allows a processor to receive tail flits. Tail flits do not require a check
against the ftotal variable, but they are handled the same in all other aspects as d a ta flits
in (R2).
R 4 The action (R4) allows the network to recover from a deadlock. This action does not
activate until a sufficient time has passed such th a t no message flit may be on any channel
in the network. Since Processor P is unable to receive a new flit for an extremely long
time, and it not clear to receive new flits, then P sets Buffer to nothing, and the CTS
variable to LOW (ready to receive a new flit).
2. Send actions are formally presented as Algorithm 2.3 and are described below:
S I The action (SI) allows a processor to route a header flit. A processor will lock its outgoing
channel, initialize its ftotal variable to I, transm it the flit, and set its CTS to LOW.
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A lg o rith m 2.2 Self-stabilizing Wormhole routing on rings (Receive actions)

/* Receive a header flit. */
(R l) RECV hflit(mid. ttl. dest) A CTS = LOW — ^
if hflit.ttl < maxttl A hflit.dest = i — >
Ichannei := 0:
DELIVERMSG hflit(mid. ttl. dest):
Q (D I) hflit.ttl > maxttl — r
Ichannei := 0:
DISCARD hflitlmid. ttl. dest):
Q hflit.ttl < maxttl A hflit .dest ^ i — ^
- Save the flit to be sent later.
Buffer := hflit (mid. ttl. dest):
CTS := HIGH:
fi
/* Receive a d a ta flit. */
(R2) Q RECV dflit(mid. dat) A CTS = LOW — *■
if Ichannei = 0 — »
DELIVERMSG dflit (mid. dat):
Q (D2) Ichannei = dflit .mid A ftotal > maxlen — ^
DISCARD dflit(mid. dat):
Q Ichannei = dflit.mid A ftotal < maxlen — >
■
Buffer := dflit (mid. dat):
CTS := HIGH:
Q (D3) Ichannei > 0 A Ichannei
dflit.mid — r
DISCARD dflit (mid. dat):
fi
/* Receive a tail flit. */
(R3) Q RECV tflit(mid) A CTS = LOW — r
if Ichannei = 0 — »
DELIVERMSG tflit(mid):
Q Ichannei = tflit.mid — *Buffer := tflit (mid):
CTS := HIGH:
Q (D4) Ichannei > 0 A Ichannei # tflit.mid — >■
DISCARD tflit (mid):
n
/* Have not received anything for a long time. */
/* Processor P assumes that it is holding up the network. */
(R4) Q TIMEOUT CTS = HIGH A
A (//if#cA .1.2 - r flitipch.2.3 - r ... -i- fliti^ c h .n — I . n -i- fliti^ c h .n .l =
Buffer := <em ptv>:
CTS := LOW;
fi

0) —
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A lg o rith m 2.3 Self-stabilizing Wormhole routing on rings (Send actions)

/* Can send a header flit. */
(51) if Left.CTS = LOW A Buffer = hflit(mid. ttl. dest) — ^
Ichannei := Buffer.mid:
Buffer.ttl := P.Buffer.ttl -f- I:
ftotal := 1:
SEND hflit (mid. ttl. dest):
CTS := LOW;
/* Can send a d a ta flit. */
(52) Q Left.CTS = LOW A Buffer = dflit(mid. dat) — >
ftotal := ftotal -r I:
SEND dflit (mid. dat):
CTS := LOW:
/* Can send a tail flit. */
(53) Q Left.CTS = LOW A Buffer = tflit(mid) — »
ftotal := 0:
Ichannei := 0:
SEND dflit (mid. dat):
P.CTS := LOW:
/* Detect this local invalid condition and repair it. */
- This is a pseudo-send action on an < em pty> Buffer.
(54) Q P.CTS = HIGH A Buffer = <em ptv> — »•
CTS := LOW:
/* The following code only exists in the privileged processor. ”/
/ ' I t will allow- a message to be introduced. */
(55) Q TIMEOUT Buffer := < em pty>
A P.Ichannel = 0
A Left.CTS = LOW
A (fliti^ ch .l:! -r /lit# c /i.2 .3 -t- . .. -r fliti^ch.n — I.n -r / li t# c / i.n .l
Ichannei := 0:
SENDNEWMESSAGE;
fi

=

0)
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52 The action (S2) allows a processor to route a d a ta flit. A processor will transm it the flit.
increment the ftotal variable, and set its CTS to LOW.
53 The action (S3) allows a processor to route a tail flit. A processor will transm it the flit.
set the Ichannei variable to 0. and set its CTS to LOW.
54 The action (S4) prevents a local fault condition in which the CTS variable is set to HIGH.
and the Buffer variable is empty. A processor will merely reset its CTS variable back to
LOW.
55 The action (S5) is a TIMEOUT action th at prevents a network deadlock condition. Just
like action (R4). the action is not activated until enough time has passed such that every
message channel on the network should be empty. The network can deadlock if all buffer
flits on the network are full, and no processor has a CTS value of LOW. This is clearly
illustrated in Figure 2.2.

2.10

Proof of Correctness

We will now prove th at this algorithm satisfies the specification as defined in Section 2.3. First the
legitimacv- predicates are introduced in Section 2.10.1. then the Closure and Convergence properties
are proven for this algorithm in Section 2.10.2 and Section 2.10.3 respectively.

2.10.1

Legitimacy Predicates

Legitimate State: In Section 2.1 we stated th at our network is a set G = { \'. £} such that V
is the set of all processors, and E is the set of all channels. The network G is considered to be in
a legitimate state if all of the messages in the network channels are structurally correct, and the
network processors satisfv- certain passage predicates. .4 transient fault can cause a message to be
corrupted or a critical piece of the message to be completely lost. Local variables a t each processor
in the network can be set to arbitrarv values within their variable domains. The network is in an
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Figure 2.2: Wormhole Routing Deadlock
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illegitimate sta te until all of the affected and associated flits are removed from the network, and
each processor has corrected critical local variables. Formally, the network is in a legitimate state if
the conjunction of all the following processor and message predicates is satisfied.

2.10.1.1

Processor Predicates

Local processor safety predicates are common in any self-stabilizing algorithm. .\11 of th e follow
ing local processor predicates must be satisfied by each processor on the network:
P i Xo processor can have a CTS value of HIGH if it has an empty Buffer. {P IP € \ ’ A P.Buffer =
< em pty>

A

P.CTS = HIGH} = 0.

P 2 Each Processor P has an Ichannei value equal to zero (not forwarding), or equal to the message
id of the last header flit received by P .
P 3 At least one processor has an Buffer variable = < em pty> and a CTS xuriable = LOW. 3q €
{P.CTSIP € V} s.t. a = LOW.

2.10.1.2

Message Predicates

Message predicates are unusual in a self-stabilizing setting, however our algorithm requires all of
the following predicates to be satisfied:
M l .A message is constructed with a header flit, one or more d a ta flits, and a tail flit. The difficulty
with this predicate is that many messages will not have all of their flits on the network at
one tim e. A header flit and multiple d a ta flits may have been legitimately delivered to the
destination while a tail flit remains on the network. A header flit may be on the network, while
da ta flits and the tail flit wait to be transm itted. To get adl of the flits for a single message
M . for a p ath C take:
(flits delivered)

U

(flits in transit, reverse-ordered in C) U(flits not yet transmitted).
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For example: Let H he a. header flit. D, be a d ata flit, and T be a tail flit:
RECEIVER PROCESSOR Delivered: H
INTERMEDIATE PROCESSOR 2 Flit Buffer: Dy
INTERMEDIATE PROCESSOR 1 Flit Buffer: D .
SENDER PROCESSOR Application Buffer: T
The correct message is : H . D \, D^. T
M 2 The number of d a ta flits in the message is less than maxlen.
M 3 The time to live \-ariable in a header flit will never exceed maxttl.
M 4 T he message identifiers of the header, data, and tail flits remain the same and equal throughout

the life of a message.

2.10.2

Correct Behavior

First in Section 2.10.2.1 we prove that when the network is in a legitimate state, that the program
exhibits liveness (no deadlocks, livelocks. or starm tion). Afterwords, in Section 2.10.2.2 we prove
th at when the network is in a legitimate configuration, then the algorithm behavior is correct.

2.10.2.1

Progress

The first step is to prove three im portant features of distributed routing algorithms:
L e m m a 2.1 (D e a d lo c k ) Starting from a configuration that satisfies the legitimacy predicate, the
network will not deadlock.
P ro o f. Deadlocks occur when processors are waiting on resources th at are never freed. It is proven
in [DaST] that a routing algorithm in a direct network is deadlock free if there is no cycle in the
channel dependence graph. Wormhole routing in a unidirectional ring will contain no cycles in the
channel dependence graph since the sender cannot route its own message twice.
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L e m m a 2.2 (S ta rv a tio n ) Starting from a configuration that satisfies the legitimacy predicate, the
network will not starve.
P ro o f. Starvation occurs whenever a processor needs to send a message, but it too busy routing
messages for other processors. Starvation cannot happen since we assumed only a single sender on
the network. Therefore, the action (S4) will eventually be activated on the sender processor.

ü

L e m m a 2.3 (L ivelock) Starting from a configuration that satisfies the legitimacy predicate, the
network will not livelock.
P ro o f.

The network is livelocked when processors are executing as normal, but no progress is

made. The routing algorithm progresses when message flits are removed from the network. The
only time message flits are not eventually delivered is when they are stuck on the network forever.
These faulty message flits are normally handled by the DISCARD actions (DI) and (D2). Headeronly messages and misrouted headers are dealt with in (D I). since all header flits are limited to
maxttl hops. .A headerless flood is eliminated by (D2). since only maxlen many d a ta flits can pass

through a processor. The predicates (M l) and (.M4) guarantee th at every message on the network
is structurally correct. Every message will have a tail flit following d a ta flits, following a header flit
all with the same message identifier, so a livelock cannot occur.

□

T h e o re m 2.1 (P ro g re s s ) Starting from a configuration that satisfies the legitimacy predicate, the
network will not deadlock, livelock. or starve.

2.10.2.2

Reliable Delivery

Xext we prove th at every flit transm itted will be received, and eveiy flit received will be trans
m itted until it is delivered.
L e m m a 2.4 ( R e lia b ility 1) Starting from a configuration that satisfies the legitimacy predicate,
every flit sent to a processor is eventually received.
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P ro o f. After a Processor P executes a SEND function on a left channel, the successor of P (S(P))
will have a RECV action r € {(R l). (R2). (R3)}. We assumed a fair scheduler, so the RECV action
r on S(P) will be activated after a short time.

Q

L e m m a 2.5 (R e lia b ility 2) Starting from a configuration that satisfies the legitimacy predicate,
every flit received at a processor is eventually delivered or written to the local Buffer variable.

P ro o f. The RECV actions that can process a newly received flit are (R l). (R2), and (R3). There
are only three possible outcomes from the statem ents within those actions: DISCARD. DELIVER, or
Buffer-Write.

DISCARD statem ents are protected by guards (D I). (D2). (D3). and (D4) that have the following
conditions (in order):

• (D l)A Header Flit is received th at has been forwarded too many times in the ring. We assume
a correct network condition (M3), so the guard (DI) will not evaluate true.
• (D2) At least one d a ta flit too many is received for the current message. This happens when a
processor receives maxlen data flits of a message before a tail flit. In (R l). the ftotal variable is
set to 0 for a new message passing through a processor. We assume a correct network condition
((M l) and (M2)), so the guard (D2) will not evaluate true.
• (D3) and (D4) T he outgoing channel is locked for a message id other than th a t of a received
d ata or tail flit. This can only happen if the message is a headerless fragment, the channel
lock has been corrupted, or the flit message id has been corrupted. In (R l). the header flit
of a message sets the Ichannei variable to the message id of the header. We assume a correct
network condition ((P2). (M l), and (M4)). so the guards (D3) and (D4) will not evaluate true.
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Therefore, we can conclude th at in a correct network condition a received buffer flit will either
be delivered or w ritten to the flit buffer. The network predicate (P3) will hold in a legitimate
conflguration.

C

L e m m a 2.6 (R e lia b ility 3) Starting from a configuration that satisfies the legitimacy predicate,
every processor having an incoming channel Buffer variable containing a flit eventually transmits
this flit.
P ro o f. Assume th at a Processor P has a flit in its Buffer variable and that the flit is never trans
m itted. To evaluate true, the guards of actions (SI). (52). and (S3) require the CTS variable of S( P)
to be set to LOW. Thus we know that S (P) has a CTS value of HIGH.
Since the network is in a legitimate state, we can assume th at (X4) holds. Thus we can safely
conclude th at a t least one processor in V has a CTS value = LOW.
Since G is

a

unidirectional ring, the set of Processors { J |J € \

A

J

^ P} on the network is

upstream relative to P .
The predicate (P I) guarantees that every Processor 6 J with a CTS value of HIGH has a flit in
its Buffer variable. Let Q be the first Processor upstream to P . such th at Q. CTS = LOW.
The predecessor of Q. (P(Q )) must have a flit in its Buffer, and thus one of P{Q)'s SEND actions
must be true. Eventually (SI). (S2). or (S3) will be activated on P(Q ).
The result of the actions in (S i). (S2). and (S3) are: the flit in P(Q).Buffer is transm itted to Q.
P(Q).Buffer is set to < em pty> . and P(Q).CTS is set to LOW.
By induction, this process will repeat until S(P).CTS = LOW. and one of the SEND actions in
P will be activated. Therefore, any flit th at is written to a Processor Buffer variable is eventually
transm itted.

□

T h e o re m 2.2 (R e lia b le D e liv e ry ) Starting from a configuration that satisfies the legitimacy pred
icate. every flit sent to a processor ts eventually received, every flit received at a processor is eventu
ally delivered or written to the local Buffer variable, and finally every processor having an incoming
channel Buffer variable containing a flit eventually transmits this flit.
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T h e o re m 2.3 (C lo su re ) Once the network is in a legitimate state, all new and structurally correct
messages introduced on the network will eventually reach their destination.
P ro o f. This follows from both Theorem 2.1 and Theorem 2.2. In Theorem 2.1 we proved th at the
algorithm cannot be deadlocked or livelocked. and that new messages are always introduced onto the
network. Then in Theorem 2.2 we proved that every one of those introduced messages is eventually
delivered.

C

2.10.3

Convergence

Lastly, we prove that this algorithm will converge to a legitim ate sta te from any arbitrary ini
tialization in finite time. This is done via by the convergent stair m ethod from [Gouda91|. In this
method the system converges to fulfill a number of predicates .4 i. .An
< k. .4, — 1 is a refinement of .4, [DolOO]. A predicate .4,

-r

-!&. such that each 1 < j

1 refines .4, iff .4, holds when .4,

-r

1

holds. Thus each .4, predicate is called an attractor. Using the convergent stair method, we show
that TRUE is an a ttrac to r for processor predicates. The conjunction of all processor predicates is
an attracto r for the message predicates. Thus we prove th at the conjunction of all predicates will
eventually hold m the system, and the system converges to a legitim ate state.

2.10.3.1

Processor Predicates

First we prove th a t starting from an cirbitrary configuration, all of the processor legitimacy state
predicates will be satisfied in finite time.
L e m m a 2 .7 ( P I ) Starting from an arbitrary configuration. (P i) eventually holds.
P ro o f. This is guaranteed by the (S4) action, which will eventually be executed on P . Thus the
statem ents in action (S4) will satisfy network predicate (P i).
Le m m a 2.8 (P 2 ) Starting from an arbitrary configuration. (P2) eventually holds.
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P ro o f. This follows from (R l). The ichannei variable is set to the message identifier of the received
header flit if it is forwarded, or to 0 if the header flit is delivered. Thus a new header flit will satisfynetwork predicate (P2) for Processor P .

□

L e m m a 2.9 (P 3 ) Starting from an arbitrary configuration. (P3) eventually holds.
P ro o f. The domain of a CTS variable is {HIGH. LOW}. Thus Vq € {P.C T S|P € V}. o = HIGH
V a = LOW.
Xow assume for a contradiction that {P.C TS|P € V}

C

{P.C TSjP € V

A

P.CTS = HIGH}

This means th at: V q 6 {P.CTSjP 6 V}. a = HIGH.
Therefore the actions (SI). (S2). and (S3) cannot be enabled on the network, since they all require
a LOW CTS variable. The network is in a deadlocked state if no SEND actions can be performed,
since a RECV action requires a corresponding SEND action. The deadlocked state is illustrated in
the example Figure 2.2.
These deadlocks are resolved by packet preemption as discussed in {Xi91{. .After some tim e, the
timeout action (R4) will be activated on a nonempty set IT of processors, and the Buffer variables of
one or more deadlocked will be discarded from the network, and the CTS variables are set to LOW.
.After all of IT executes (R4). we have V q € IT. q .C T S = LOW

A q . Buffer

= HIGH. Therefore

(P3) holds since 5 q € {P.CTSjP € V} s.t. q = LOW.

2.10.3.2

Message Predicates

Xext we prove th a t starting from an arbitrary configuration, all of the message legitimacy state
predicates will be satisfied in finite time.
L e m m a 2.10 (M 1 -M 4 ) Starting from an arbitrary configuration, predicates (.Ml) through (M4)
eventually hold.
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P ro o f. We need to prove th at all faulty messages will be removed from the network. Each flit type
is handled individually.
F a u lty H e a d e r F lits The action (R l) guarantees th a t these flits will eventually either be delivered,
or th a t (D l) will remove them when their maximum number of hops has expired.
F a u lty D a ta F lits Assume th at a d ata flit d with message id i can remain on the network forever.
We can also assume that every processor on the network thinks th at it is forwarding message
id i. or else a processor with a different Ichannei variable will execute (03) and drop the flit.
Every tim e the d a ta flit d is received by a Processor P. P will increment its local ftotal variable,
thus correctly recording the total number of flits forwarded for message id i so far. However.
(R2) guarantees that this can happen at most maxlen times before the message is discarded
by guard (D2).
F a u lty T a il F lits These can never pass through a processor twice. Before forwarding a tail to a
neighbor, a processor will reset its Ichannei and ftotal variables. Thus eventually a tail flit will
reach a processor where it is delivered or discarded.

□
T h e o r e m 2 .4 (C o n v e rg e n c e ) Once the network is in an illegitimate state, it will return to a valid
state in finite time. We have proven that each of the predicates will hold after finite time, so the
conjunction o f the predicates will hold after a finite time.

2.11

Model Scalability

We have discussed so far the self-stabilizing properties of a wormhole routing uni-directional ring.
To make this algorithm more useful, we need to include multiple senders. W hen multiple senders
are introduced onto the network, the following two things can happen:
I. It is possible to starve a processor. A processor th a t needs to send a message can be prevented
from doing so by other processors in a unidirectional ring.
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2. It is possible for two messages to deadlock. Since we have a ring topology, any two messages in
troduced onto the network by different processors can acquire resources in a circular-dependent
marmer.
Both of these problems can be avoided by adding more available channels for any processor to
initiate a message upon. A simple solution presented in [Da90] is to add multiple virtual channels
to the network for each physical channel. Virtual channels are logical channels which may share the
same physical wire, but each virtual channel contains its own flit buffer, control program (including
local variables), and d a ta path. The flit buffers can be represented as an array of n flit buffers, along
with an array of n Ichannei lock variables. A flit sent from flit buffer(i) over the physical channel will
be written to flit buffer(i) a t the destination processor. If one virtual channel is allowed per sender
processor, then we can make the same self-stabilizing guarantees than that of a single processor
and a single channel. Mutual exclusion is another solution to these difficulties. If this stabilizing
wormhole routing algorithm is layered on top of a stabilizing token passing algorithm, we can also
make the same self-stabilizing guarantees. Any processor th a t has a token may send a message if
required, and pass the token on after all messages flits have been transm itted. Thus a processor
should never receive routing instructions while it has the token.
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CHAPTER 3

SELF-STABH.IZIXG WORMHOLE ROUTING IN 2D MESHES

In this chapter we present a self-stabilizing adaptive wormhole routing algorithm for a mesh topology.
First, we formally define the mesh network topology, and we move on to discuss the new problems
encountered in a mesh. Last, we present the self-stabilizing algorithm and proof.

3 .1 Topology

A 2D mesh is an n X m dimensional grid of processors. Let the —x direction be west, the -r-x
direction be east, the —y direction be south, and the -t-y direction be north. For our purposes, we
will model each bi-directional link in the network as a pair of unidirectional links. Each processor
has a unique identifier, and each channel is assigned an identifier depending on the routing cdgorithm
employed.

3.2

New Problems Encountered

In the ring topology, only faulty messages need to be removed from the network before the system
can return to a legitimate state. There can only be one active sender a t a time on the ring, and
there is only one path th at a flit can take to its correct destination.
The mesh topology- offers many paths for a single flit to follow to its destination. Thus all mesh
routing algorithms make heavy- use of circuits. A circuit is a network path reserved for the body of
a particular message by the header flit. A fault can cause invalid circuits to form in the network.

29
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Much like wormhole messages, an invalid circuit can either be structurally invalid or logically invalid:
1. Structurally invalid circuits have at least one internal flaw th at will prevent progress in the
tdgorithm. since the routing code cannot function properly. Structural flaws include branching
circuits, cyclical circuits, and broken circuits.
(a) Branching circuits contain processors with more than one outgoing charmel reserved for
a given incoming channel. Thus there is a branch in the circuit in a at least one processor
in the circuit. Branched circuits can cause flits to be scattered throughout the network,
or it can cause flits to arrive at the destination processor out of order.
(b) Cyclical circuits are network paths th a t contain a closed loop. Cyclical circuits cause race
conditions in which message flits move forever in the closed circuit.
(c) Broken circuits are those in which the circuit has one or more holes in it. \ hole is a
processor in a network path that no longer has an outgoing path for a particular message.
Thus broken circuits are severed into two or more disjoint pieces before the entire message
reaches the destination.
(dl Stale circuits are those in which the tail flit of a message is lost before it can completely
clean up a circuit. The circuit can be partial or end to end complete.
2. Logically invalid circuits are structurally sound and complete, but they are constructed in such
a way th a t a message can never reach its destination.
.Among those logically invalid circuits. Dead-End circuits contain one or more wrong turns in
the path. These wrong turns can cause the entire message to enter a processor th at it cannot
leave (due to channel id restrictions), thus never reaching its destination. For example, if a
header flit moves one coordinate too far east, it can never move west again in the west-first
routing algorithm.
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3.3

Solutions and Ideas

In order to return to a legitim ate global state, every faulty circuit must be to m down. We can
deal with the incorrect circuits in the following manner:

B ro k e n a n d s ta le c irc u its .

They are the most difficult to deal with. Since a tail flit may never

pass through these circuits, we must implement a timeout mechanism on each processor. If no new
message flit is sent on an assigned outgoing channel for a sufficiently long period of time, then the
channel lock will be cleared out.

C y c lic a l a n d b ra n c h in g c irc u its .

They can be checked for whenever a packet is to be sent on

an outgoing channel. Each one of these faults can be detected locally on a single processor.
A processor can detect a branching path while attem pting to route a flit. If more than one
outbound channel is assigned to the flit's path then the circuit has a branch.
A cyclical circuit can be detected by a processor if the assigned route for a flit is an illegal turn.
An illegal turn is one that is not allowed by the routing algorithm. In any case, the offending channel
locks can be cleared out by the processor, thus severing the circuit into a broken circuit, which is
discussed above.

D e a d -E n d c irc u its .

They can be resolved by destroying the header flit of the message when

the routing algorithm determines th at it needs to make an illegal turn to reach its destination. The
other flits, including the tail will move into the dead end processor and eventually destroy the circuit
normcdly.

3.4

Adaptive Wormhole Routing in a 2D mesh

Routing algorithms in a mesh can be static or adaptive. Static zilgorithms exhibit the same
behavior regcurdless of network conditions (such as congestion). Adaptive algorithms will respond to
adverse network conditions by sending packets through alternative routes. M inimal adaptive routing
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requires an algorithm to send a packet along any of the shortest paths. Non-minimal adaptive routing
algorithms may allow longer paths to be taken. Algorithms th at lack the ability to route along every
shortest path are partially adaptive.
For our purposes, we will model the West First routing algorithm presented in [Glass9l]. The
algorithm will statically route a message along the west axis until it reaches the destination x
coordinate (if required). The algorithm will then adaptively route the packet north, east, and south
if necessary. The channel numbering scheme shown in example Figure 3.1 and Figure 3.2 guarantees
that the algorithm will route a packet along strictly decreasing channel numbers. Note that all
outgoing channels numbers for west turns will have the highest numbers of all in each processor. No
west routing is possible if a flit comes from a direction other than the east. Thus [Glass9I] proves
that W est-First routing is deadlock-free.

3.4.1

Problem Specification

The problem specification for wormhole routing in a mesh is the same as in Chapter 2 Section
2.3. Namely, we will satisfy the self-stabilizing properties Convergence. Liveness, and Closure.

3.5

Model and Hypothesis

.A wormhole routing processor in a mesh requires more hardware and software sophistication than
a processor in a simple ring. Since each processor has at least two incoming and outgoing channels,
complex decision making must be done in the routing code as to how and where to send a packet,
shown in example Figure 3.3.
Every processor m ust have an input selection policy and an output selection policy determined by
the underlying routing algorithm . When a processor receives flits on many incoming channels, the
input selection policy determines which incoming message channel will be chosen to receive a flit.
When more than one message is waiting for a single outgoing channel, the output selection policy
determines which message will be chosen first. We will assume th at the input selection policy is
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2m—2—2x, n—2—y

2m-2+x, 0

2m-3-2x, 0

2m-2-2x, y-1

Figure 3.1: West-First Channel Numbering Scheme for an n X m Mesh
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Figure 3.2: West-First Channel Numbering Example on a 3 X 3 Mesh
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round-robin, and th at the output selection policy is FIFO (the oldest message will be chosen first).
In this manner we can guarantee th a t no message waits forever to be received or transm itted by a
processor. This is im portant in order to prove that the algorithm behaves correctly.

3.6

D ata Structures

This algorithm shares most of the d a ta structures and variables in common with the ring algo
rithm . The differences are as follows;
• The network is a two-dimensional array of m x n processors connected in a mesh, rather than
n-many processors connected in a ring. Each processor in the mesh has a unique identifier
equal to its < x. y > coordinate pair. Each processor is aware of the size of the mesh, and
consequently its position in the mesh.
• W ith the exception of edge and com er processors, each Processor P has four incoming and
four outgoing channels. These channels are called incoming-north P ‘". incoming-south P**.
incoming-east P " . incoming-west P "^ . outgoing-north P °". outgoing-south P " . outgoing-east
P ° '. and outgoing west P °“'.
• We will assume that along any infinite execution, there will be infinitely many processors
activated th at will initiate a message on the network. To accom modate this, each processor
has a local virtual channel P “' th at allows the processor to initiate messages. To initiate a
message, we will assiune th at a processor will send itself a legitimate message one flit at a time
on P " .
» Since there are many simultaneous senders on the mesh network, it is no longer practical for any
flit to contain a unique message identifier. Unique identifiers are too strong an assumption to
make in a self-stabilizing environment. Since every channel lock at a processor must correspond
to a unique message, we will set the channel lock to the name of an incoming channel. This
variable is removed from everv flit.
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• Header flits no longer need a time to live (ttl) variable. The W est-First routing algorithm is
deadlock free. In addition to this, channel locks must be made in descending order, so each
processor in the network can instantly determine and correct if it contains an invalid channel
assignment th at may lead to a deadlock. The time to live variable (ttl) in the header flit was
added to allow the ring network to expire header flits th at have circled the network too many
times. Since the West-First routing algorithm both avoids and detects cycles, there is no need
for this variable.
• Each header flit will have a timestamp variable. This timestamp is set when a header flit is
waiting on an outgoing channel to unlock. This allows a router to fairly select the oldest
waiting header flit for an outgoing channel.
• The ftotal variable has been removed from each processor. The variable was added to the ring
algorithm to remove headerless flood messages from the network. In Section 3.4 we proved
that network cycles are avoided in the W est-First routing algorithm. We also know that a
processor can detect an illegitimate turn that will lead to a cycle. Thus every data flit must
eventually come to a processor where it will be discarded or delivered.
• Each incoming and outgoing channel for a processor is labeled with a hard-coded channel
identifier (ID) calculated according to the west-first channel labeling algorithm . .4.11 virtual
incoming channels along with the missing channels in edge or com er processors are assigned
the maximum channel id (maxmid) constant. This allows initial west movements from a sender,
and it prevents messages from being sent on non-existent links. The channel identifier (ID) for
channel ch on Processor P is denoted by P'^^.ID.
• There is now a channel-lock variable for each of the four outgoing channels per processor. This
variable contains the name of the local incoming charmel th a t the correspontüng outgoing
charmel is reserved for.

The channel lock (Lock) variable on processor for charmel ch on

Processor P is denoted bv P"^*.Lock.
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• Much like the ring algorithm , each incoming channel has a Buffer variable th at can hold a
single flit, or < em pty> . and a CTS variable for flow control. These variables are denoted as
Buffer and P'^^.CTS respectively. The CTS variable of an adjacent processor can be read
from the corresponding outgoing channel connected to it.
• The dest variable in a flit is actually a pair of integers denoting the < .V. 1' > coordinates of
the destination processor in the grid. The individual coordinates are referenced by Dest.x and
Dest.y respectively. The domain of the dest variable is limited to the possible < A'. Y > pairs
of the 2d mesh.
• Parameterized Actions are used wherever possible to denote a specific incoming (P*"^) or out
going (P “ ) channel. These are used to simplify- the router code, and they can apply to any
channel of the appropriate type. For example, the guard of a single action may reference P'-'
rather than four separate actions with one guard w ritten for each of P " . P ‘“'. P '" . or P'*.

3.7

.Algorithm

First we present each of the helper functions and what they do in Section 3.7.1. The code of the
main program is in Section 3.7.2. Finally, in section 3.7.3 each action in the main program is briefly
described.

3.7.1

Helper Functions

This section will give code and descriptions of all helper functions.
All of the com putation for the routing algorithm is performed when a header flit is received. A
routing path does not exist for the message yet. so one must be constructed. A processor in an
adaptive network will have two different kind of path actions for a header flit:

C H E C K -P A T H

(presented as Algorithm 3.1) will first examine the lock variable on th e specified

output channel. If the lock variable is free, then th a t channel will be locked, the flit will be written
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to the flit buffer, and the function will return true. If the channel is locked for another message,
then the function will return false. CHECK-PATH allows adaptive routing, in th at a processor will
examine more than one outgoing channel to find a viable path.
A lg o rith m 3.1 The CHECK-PATH function

function CHECK-PATH
(P**: incoming channel.
P"^: outgoing channel,
hflit: header flit)
returns BOOLEAN
begin
/* Check if the proposed circuit is valid. */
if P “ .ID < P " .ID — »■
/* Check if the charmel is open. */
/ ' I f so. then lock the channel and write the flit to the buffer. ' /
if P ".L o c k = 0 — y
P"-'.Lock := P “ :
hflit.time := <LOCAL-PROCESSOR-TIM E>:
P '^ Buffer := hflit;
P'-'.CTS := HIGH:
return TRUE;
/ ' Check if the circuit is already established. ' /
/ ' If it is. then there has been a fault. */
/ ' Drop the header flit and free the channel. “/
0 P ^.L ock = P “ — f
DISCARD hflit;
FREE-CHANNEL P "
return FALSE;
/* Check if the channel is locked. ' /
Q P ".L o c k != 0 A P°*.Lock != P " — *•
return F.A.LSE:
fi
Q P " .ID > P ".ID — f
DISCARD(flit)
fi
end

F O R C E -P A T H

(presented as Algorithm 3.2) will force a header flit to wait on the desired output

charmel until it is free. Essentially the program will set the processor local tim e on the header flit,
and exit with the header flit still contained in the flit buffer. W hen the charmel is unlocked later,
the FREE-CHANNEL procedure will activate and send any waiting header flits.
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A lg o rith m 3.2 The FORCE-PATH function

procedure FORCE-PATH
(
: incoming channel.
P " : outgoing channel.
hftit: header flit)
begin
/* Check if the proposed circuit is t-alid. */
if P°^.\Q < P “ .ID — c
/ • Check if the channel is open or locked. */
/* If so. then lock the channel and write the flit to the buffer. */
if P ^ .L o c k = 0 —4.
P ".L o c k := P “ :
hfiit.time := <LOC.AL-PROCESSOR-TIME>:
P “ .Buffer := hflit:
P " .C T S := HIGH:
/* Check if the circuit is already established. “/
/* If it is. then there has been a fault. “/
/* Drop the header flit and free the channel. */
Q P " .L o c k = P “ — r
DISCARD hflit:
FREE-CHANNEL P "
/* If the channel is locked, then write the flit to the */
/* buffer and wait for a FREE-CHANNEL call. “/
Q P ^ .L o c k != 0 A P “ .Lock != P '^ — r
hflit.time := <LOC.\L-PROCESSO R-TIM E>:
P '^ . Buffer := hflit:
P “ .CTS := HIGH:
fl
Q P “ .ID > P “ .!D — f
DISCARD hflit:
end
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P R O C E S S -B O D Y

(presented as Algorithm 3.3) Every body flit (data or tail flit) th a t arrives at

a processor will either already have an outgoing channel assigned to it. or it needs to be delivered to
the local processor. There are two phases to processing a body flit in this self-stabilizing algorithm:
• The Circuit Discovery phase involves finding a valid existing output channel th a t is reserved in
the virtual circuit for the message body. If there are multiple assigned outbound channels for
a given input channel, then there is a faulty virtual circuit for that message. The processor
will then call the FREE-CHANNEL procedure on each of those channels to remove them from
a faulty virtual circuit. If there is no circuit out of a processor for a body flit, then the flit will
be discarded.

• The Sending phase delivers the flit or writes the flit to the input channel Buffer variable. If
the existing circuit is invalid (an wrong turn), or the last flit sent is a tail flit then the pro
cedure will tear that part of the circuit down by calling FREE-CHANNEL on the output channel.

F R E E -C H A N N E L

(presented as Algorithm 3.4) allows circuit destruction. This procedure will

clear out the channel lock (Lock) variable of a specified output channel. If there are any header flits
waiting in incoming channel flit buflers for this outgoing channel, then the router will fairly select
the next header flit with the lowest timestamp value. The processor will set the channel lock variable
to the selected incoming channel. Thus a SEND action will activate and transm it the header flit on
the outgoing channel.

3.7.2

Main Program

The mtdn body of the program contains only the adaptive routing code. If possible, a flit will be
statically routed west first. If the flit can go east, then it can be adaptively routed in any direction
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A lg o rith m 3.3 The PROCESS-BODY function

procedure PROCESS-BODY
incoming channel,
flit: body or tail flit)
var: P°^ : outgoing channel pointer
begin
/* Check if the circuit is faulty (multiple outbound channels). */
if < th e count of all outgoing channel locks for F “ > > — ►
- Tear down the branch in the circuit and discard the flit,
do while exists (P ".L o ck = P'-')
FREE-CHANNEL P " :
od
DISCARD flit:
Q < th e count of all outgoing channel locks for P " > = — ►
- The flit has nowhere to go. so deliver it.
DELIVER flit:
1

0

/* Retrieve the outgoing channel for the incoming channel. */
P “ := <get-outgotng-ciTruit-channel>:
/* Check if the circuit is valid and write the flit to the buffer. */
if P " .I D < P " .ID — ^
P'^.Buffer := flit:
P " .C T S := HIGH:
Q P°^.ID > P'^.ID — ,
DISCARD flit:
FREE-CHANNEL P « :
end:
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Figure 3.3: A Processor in a Mesh Topoiogj-

A lg o rith m 3.4 The FREE-CHANNEL function

procedure FREE-CHANNEL
( P " : outgoing channel)
begin
/* Free the channel lock. */
P"^.Lock := 0:
/* Get a new header to send. */
if P " = P°'^ — .
<Pick the oldest waiting hflit that can go west>:
P°^.Lock := P " of the hflit (or 0 if none):
Q P°^ = P ° ' — ►
<Pick the oldest waiting hflit that can go east> :
P®*.Lock := P “ of the hflit (or 0 if none):
Q P«" = P°* — *•
<Pick the oldest waiting hflit that can go south only>:
P°^.Lock := P “ of the hflit (or 0 if none):
0 P°^ = P °" — >■
<Pick the oldest waiting hflit that can go north only>:
P"^.Lock := P “ of the hflit (or 0 if none):
fl
end:
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other th an west. If the flit can only go north or south, then an adaptive west movement is possible
if the packet has originated a t th a t processor.
The main program (presented as Algorithm 3.5) consists of three sets of actions:
1. RECV actions (presented as Algorithm 3.6) éire acth-ated when a flit is received on an incoming
channel.
2. SEND actions (presented as Algorithm 3.7) are activated when a processor is able to transm it
a flit buffer.
3. ERROR actions (presented as .Algorithm 3.8) are activated when a local error condition is
detected.

3.7.3

.Algorithm Description

The main program (presented as .Algorithm 3.5) has a total of eleven actions. There are three
receive actions and three send actions that allow a processor to read and transm it header, data, and
tail flits. There are flve error correcting actions that allow the network to recover from transient
faults. The prim ary functions of the 11 actions are described as follows:
I. Receive actions are formally presented as Algorithm 3.6 and are described below:
R l The action (R l) is responsible for receiving header flits and performing the actual routing
decisions. The first action performed is to clear out all chaimel locks th a t already exist
for the incoming channel of the header flit (this is done to prevent branching). Once all of
these errors are cleared, the flit will be checked to see if it has arrived a t its destination.
If the flit has not arrived, then it requires routing as follows:
• If the header flit needs to go west, then static routing is applied. The result of this
is th a t eventuzdly the header flit will be routed west or discarded. The router will
check if the packet is able to move west by comparing the incoming and outgoing
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A lg o rith m 3.5 Self-stabilizing Wormhole routing on 2D Mesh (Main program)

program Self-Stabilizing West-First Routing Algorithm
process p [ i: ..m-I )[ j: ..n-l ]
inputs maxchannelid.
P ‘".ID: {0..maxchannelid}.
P".1D; {0..maxchannelid}.
P ".ID : {0..maxchannelid}.
P"^.ID: {0..maxchannelid}.
P " ID: {0..maxchannelid}.
vai
P"".Lock: {0. P " '. P ‘". P “ . P " . P ""}.
P«".Lock: {0. P '" . P '" . P " . P " . P “" }.
P"\L ock: {0. P " . P ‘". P " . P " . P'*^ }.
P^-^ Lock: {0. P " . P '" . P " . P " . P'*" }.
P'".Buffer: {< em pty> . hflit. dflit. tflit }.
P".Buffer: {< em pty>. hflit. dflit. tflit }.
P".Buffer: {< em pty>. hflit. dflit. tflit
P"^ Buffer: {< em pty>. hflit. dflit. tflit }.
P " .B u ffe r {< em ptv>. hflit. dflit. tflit }.
P ‘".CTS: {HIGH. LOW}.
P “ .CTS: {HIGH. LOW}.
P ".C T S : {HIGH. LOW}.
P'^-.CTS: {HIGH. LOW}.
P ".C T S : {HIGH. LOW}.
0

p ,x .

^ p .f

pox,

^

0

p m

pof^

p ,r
pas

pw

p .a y

^ou*|

begin
RECEIA'E actions (Presented as Algorithm 3.6)
[] SEND actions (Presented as Algorithm 3.7)
Q ERROR CORRECTION actions (Presented as Algorithm 3.8)
end:
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A lg o rith m 3.6 Self-stabilizing Wormhole routing on 2D Mesh (Receive actions)

/* Receive a header flit. */
(R l) RECV hflit (time, dest) from
—►
/ • Free any channels locked for this channel. */
/* There should not be any since a header was received. */
do while exists (P°^.Lock = P “ )
FREE-CHANNEL P"*;
od
/* Check if the flit has reached the destination. */
if dest.x = i A dest.y = y — *■
DELIVER(hflit(time, dest)):
/* Check if the flit can travel west-first. */
Q dest.x < i — >•
FORCE-PATH(P". P°'^\ hflit):
/* Check if the flit can travel east at all. */
[j dest.x > i — T
if CHECK-PATH(P". P « . hflit) V CHECK-PATH(P". P ° " . hflit)
V CHECK-PATH(P". P “*. hflit) — ^
EXIT:
fl
FORCE-PATH(P'-". P ° \ hflit);
/* Check if the flit can travel north only. ' /
[] dest.y > j A dest.x = i — >
■
if CHECK-PATH(P". P "". hflit) V CHECK-PATH(P“ . P°'^\ hflit)
EXIT:
fl
FORCE-PATH(P". P “". hflit):
/* Check if the flit can travel south only. */
Q dest.y < j A dest.x = i — r
if CHECK-PATH(P". P ° \ hflit) v CHECK-PATH(P'^. P°'^\ hflit)
EXIT:
fl
FORCE-PATH(P*-'. P ° \ hflit):
fl
/* Receive a d a ta flit. */
(R2) Q RECV dflit(dat) from P ‘^ — ►
PROCESS-BODY(P". dflit):
/* Receive a tail flit. */
(R3) 0 RECV tflit (dat) from P '^ — >■
PROCESS-BODY(P“ . tflit):
fl
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channel identifiers according to the W est-First channel numbering scheme (channel
assignments must be made in decreasing order). If the flit is unable to move west, then
it is discarded, otherwise the flit is w ritten to th e incoming channel Buffer \-ariable.
If the west outgoing charme! is available, then it will be locked for the incoming
channel of the header flit, otherwise the header flit will wait in the Buffer variable for
a FREECHANNEL function call to select it.
• If the header flit is able to move east, adaptive routing is possible. The routing algo
rithm will examine the outgoing channels P°‘ (east). P "" (north), and P°" (south)
in th a t order to determine if it is possible to route the flit along th a t channel (ac
cording to the West-First channel numbering scheme) and if the channel is available.
The first a\-ailable channel that the header flit can be routed along is locked. If no
outgoing channel is currently available, then the flit is written to the Buffer \-ariable
in order to wait on the east channel.
• If the header flit only needs to move north, then the adaptive routing algorithm, will
examine the outgoing channels P °" (north) and P°'^' (west) to determine if they are
available and if it is possible to route the flit along th at channel according to the
W est-First chtinnel numbering scheme as in (R l). The first a\’ailable channel that
the header flit can be routed along is locked. If no outgoing channel is currently
a\-ailable. then the flit is written to the Buffer variable in order to wtdt on the east
channel.
• If the header flit only needs to move south, then the adaptive routing algorithm will
work the same as in the north case, except th a t the outgoing channels P °” (south)
and P ° “-' (west) are examined.
R 2 The action (R2) is responsible for receiving and processing d a ta flits. W hen a d a ta flit
is received on an incoming channel P “ . the processor searches for an outgoing channel
locked for th a t incoming chaimel. If there are no outgoing channels locked, then the
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d a ta flit is delivered. If there are multiple channels locked for the incoming chzmnel. the
branches are destroyed and the flit is discarded. Lastly, if there is only a single outgoing
channel locked for the incoming channel, the channel lock assignment is double checked for
W est-First correctness as in (R l) before the d ata flit is be written to the Buffer variable.
R 3 The action (R3) is responsible for receiving and processing taü flits, but is otherwise
functionally equivalent to (R2).
2. Send actions are formally presented as Algorithm 3.7 and are described below:
A lg o rith m 3 .7 Self-stabilizing Wormhole routing on 2D Mesh (Send actions)

/* Can send a header flit. */
(51) if P ^ .C T S = LOW A P ^.L ock = P '^
SEND hfiit(time. dest) to P " ;
P ".C T S := LOW:
/ ” Can send a d a ta flit. */
(52) Q P " .C T S = LOW A P ^.L ock = P «
SEND dflit (dat) to P " :
P “ .CTS := LOW:
r Can send a tail flit. */
(53) Q P°^.CTS = LOW A P°'.Lock = P "
SEND tfiit(dat) to P “ ;
FREE-CHANNEL P " :
P “ .CTS := LOW;

A

P " . Buffer = hflit(time. dest)

A

P " . Buffer = dflit(dat) — »

A

P " . Buffer = tflit(dat) — »

51 The action (SI) allows a processor to transm it a header flit.
52 The action (S2) allows a processor to transm it a d ata flit.
53 The action (S3) allows a processor to transm it a tail flit. This action will also free the
outgoing chaimel lock for the message.
3. Error correction actions are formally presented as Algorithm 3.8 and are described below;
E l The action (E l) will correct the local error condition in which a channel assignment in
a processor violates the West-First channel lock requirements. All channel reservations
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A lg o rith m 3.8 Self-stabilizing Wormhole routing on 2D Mesh (Error correction actions)

/* This action will correct an invalid channel lock. */
(E l) if f '.L o c k =
A P “ .ID > P«.1D — >
■
P*'.Buffer := < em ptv>:
P'-'.CTS := LOW:
FREE-CHANNEL P “ ;
/* This action will correct a local CTS fault condition. */
(E2) Q P'^.CTS = HIGH A P".B uffer = < em pty> — y
P ".C T S := LOW:
/* This action will remove unroutable header flits from the network. ' /
(E3) Q P".B uffer = hflit (time, dest)
A ((P'^.Buffer.dest.x < P .i A P^^.ID > P'^.ID)
V ( P ’^.Buffer.dest.x = P.i A P “ .Buffer .dest. y < P.j
A P°MD > P ".ID A P^-^ ID > P “ .ID)
V I P".Buffer.dest.x = P.i A P'^.Buffer.dest.y > P.j
A P"".ID > P'-^.ID A P°^.ID > P'-'.ID) — /
P " Buffer := <em pty>;
P'^.CTS := LOW:
/" This action will remove unroutable body flits from the network. */
(E4) Q P'^.Buffer = dflit (dat) V
P “ .Buffer = tflit(dat)) A
- 5 P " ( P “ .Lock = P '') — »■
P".B uffer := <em pty>:
P^.C T S := LOW:
/* This action will correct broken and stale circuits. */
(E5) Q TIMEOUT P°*.Lock = P " A P '^ =
A <Q. P > € C
A V edges < a. b> € C . (E (//jt# c /i.a . ) = 0) — »
FREE-CHANNEL P " :
fl
6
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must be made in a strict decreasing order. If left unchecked, this error can cause the
network to deadlock. The error is corrected by releasing the faulty chaimel lock.
E 2 The action (E2) will correct the local error condition in which an incoming channel Buffer
\-ariable is empty, but the CTS variable is set to HIGH (not ready to receive). The error
is corrected by setting the CTS variable to LOW.
E 3 The action (E3) will correct the local error condition in which a processor contains a
header flit in one of its Buffer variables that cannot be routed according to the West-First
channel numbering scheme. The error is corrected by discarding the affected header flit.
E 4 The action (E4) will remove unroutable d ata and tail flits from the network. D ata and
tail flits are unroutable if they are written to the Buffer %
’ariable of a processors' incoming
channel to be transm itted later, but there is no outgoing channel lock assignment for
them. D ata and tail flits are never selected for routing by the FREE-CHANNEL function.
The error is corrected by discarding the affected flit.
E5 The action (E5) is a TIMEOUT action that will correct broken or stale circuit fragments.
An outgoing channel that has not sent d ata for a long time will acti\-ate this action to
release the stale channel lock.

3.8

Proof of Correctness

Our proof of correctness for this algorithm will follow the model in the last chapter. First, all
of the system legitimacy predicates are formally described in Section 3.8.1. Second, we proceed to
prove closure in Section 3.8.2 zmd convergence in Section 3.8.3.

3.8.1

Legitimacy Predicates

In the previous chapter, the ring algorithm had two different sets of legitimacy predicates, one
set for the network processors, and one set for the network messages. The mesh algorithm has both
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of these kinds of legitimacy predicates, with the addition of circuit predicates. Formally, the mesh
network is in a legitimate state if the conjunction of all network, message, and circuit predicates are
satisfied.

3.8.

1 . 1

Processor Predicates

The following passage predicates can be resolved at each individual processor. Each processor is
in a legitimate state iff each of the following predicates are satisfied. Remember th at G = {!'. E}
such th at \ ' is the set of all processors, and E is the set of all channels.
P I For every processor, all outgoing channel locks must be valid according to the W est-First num

bering scheme. V P €

{P “ |P " .L o c k = P «

V.

A

P ".ID > P “ .1D} = Id.

P 2 For every processor, all incoming channels with a HIGH CTS \-alue must have a flit in their

buffer. This prevents a deadlock caused by a CTS \-ariable corruption. V P E
= HIGH

A

{P'^jP'^.C TS

P*-*.Buffer = < em pty>} — 0.

P 3 For every processor, all incoming channels must have a unique output channel locked for it.

or no locked output channel locked a t all. .A corrupted Lock variable can cause a branching
circuit. V P "

6

E. (3 !P " !P " .L o c k = P " )

IP"'.Lock = P'-').

V

P 4 For every processor, no incoming channel Buffer \-ariable can ever contain an unroutable header

flit. The disjunction of the following conditions indicate the presence of unroutable header
flits:
• If a header flit needs to go west, but it cannot legally move west then the flit is umroutable.
V
=

P

6 V.

{P “ |P ‘*.Buffer = hflit (time, dest)

A

P “ .Buffer.dest.x < P .i

A

P "“^.ID > P'^.ID}

0.

• If a header flit needs to go south only, but it legtdly caimot move south or west then the
flit is unroutable.

V

P “MD > P “ .ID

pc'^.ID > P “ .1D} = 0.

A

P

6 V.

{ P “ |P “ .Buffer.destJC = P .i

A

P “ .Buffer.dest.y < P .j
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• If a header flit needs to go north only, but it legally cannot move south or west,then
the flit is unroutable. V P
pon ID > p « ID

6

V. { P ‘-^|P**.BufFer.dest.x = P .i A P'^.BufFer.dest.y >

P .j A

poa.|D > P«^.|D} = 0.

P 5 For every processor, no incoming chzmnel Buffer variable can contain a d a ta or tail flit unless

there is an outgoing channel locked for it.

V

P '^ £ E. (P '^ . Buffer = dflit (dat)

V

P '^ . Buffer =

tflit (dat)) => 3 P °'(P '" .L o c k = P " ) .

3.8.1.2

Message Predicates

Much like the ring topology, the mesh network cannot contain structurally incorrect messages in
a legitimate state. .A message is structurally correct if and only if:
M l .A message is constructed with a header flit, one or more d ata flits, and a tail flit. The difficulty
with this predicate is that many messages will not have all of their flits on the network at
one time. .A header flit and multiple d a ta flits may have been legitim ately delivered to the
destination while a tail flit remains on the network. .A header flit may be on the network, while
d a ta flits and the tail flit wait to be transm itted. To get all of the flits for a single message
.Vf. for a path C take:
{flits delivered)

U

(flits m transit, reverse-ordered in C) U{flits not yet transmitted).

For example: Let ff be a header flit. D, be a data flit, and T be a tail flit:
RECEIVER PROCESSOR Delivered: H
INTERMEDIATE PROCESSOR 2 Flit Buflbr: Di
INTERMEDIATE PROCESSOR I Flit Buffer: Da
SENDER PROCESSOR -Application Buffer: T
The correct message is : H . D \. Da. T

3.8.1.3 Circuit Predicates

Circuit predicates are a new concept in this chapter.

In a ring zdgorithm. there is no real

need to strongly enforce circuits in this manner, since every processor has a single incoming and

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

a single outgoing channel. While a processor in a ring may only participate in a single circuit, a
mesh processor can participate in up to four, one for each outgoing channel. The following are the
legitimacy predicates for network circuits.
C l Formally, a structurally legitimate circuit C is a finite set of incoming and outgoing channels
well-ordered by the relation R . such that X

M iff there is a path from X to M.

Formally. R is defined as follows:
• We define

R P “ on a Processor P iff P°^.Lock = P “ .

• We define P “' R

iff P°^ and

are the same physical unidirectional link < P . Q >

in E.
• T he relation R is reflexive. P*^^ R P*^*.
• The relation R is transitive. P '^ R P°^
• The relation R is antisymmetric. P*^* R

A

P°* R
A

=» P'-' R

.

R P ‘^ ^ P^^ =

An example of a legitimate circuit C l = {P “’. P°'^'. P f '. P " . P,*” }
Thus the relation R (a set) on the example circuit C l with five charmels will look like:
{< P " . P f “-' > . - a channel lock
< P"'^'. P J' > . - a physictd link
< P " '. P j‘ > . - transitive
< P T . P °’ > . - a channel lock
< P°'^'. P V > . - transitive
< P " . Pf* > . - transitive
< P°*. P *" > . - a physical link
< PX^. P " > . - transitive
< P f'‘ . P j" > . - transitive
< P{'-'. P "* > . - transitive
< P “’. P{'^ >. - reflexive
3

3

3

< P r ' . P r > - reflexive

< P " . PX" > . - reflexive
< Pf®. P°* > - reflexive

< P i" . Pi"* >} - reflexive
C 2 A logically correct circuit C is constructed from the sending chaimel of a source Processor P
€ V. to a destination processor. An outgoing channel P “ and its corresponding incoming
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channel

are to C by the leading message header flit using the functions CHECK-PATH.

FORCE-PATH. and FREE-CHANNEL on Processor P . Informally, this predicate defines what
is and what is not a well-constructed circuit. If a chaimel lock corruption causes two message
circuits in a processor to switch paths, but the circuits still remain structurally correct, or if a
set of processor faults creates a structurally correct circuit for a message, the network is in an
illegitimate state until those logically faulty circuits are removed.
C 3 Once a channel

has been added to a circuit, it cannot be removed by any means other than

action (S3). If a channel lock is lost at the head of a circuit C after the header flit has been
delivered, the circuit is still structurally correct, but not logically correct, thus the network is
in an illegitimate state until C is removed from the network.
C 4 Xo circuit can remain on the network permanently.

If a circuit C remains on the network

permanently, then the network may deadlock. Processors will be forced to wait forever for the
resources held by the circuit to be released.

3.8.2

Correct Behavior

First we prove that when the network is in a legitimate configuration, then the algorithm behavior
is correct. Only a transient fault can cause the network to enter an illegitimate state.

3.8.2

. 1

Progress

The first step is to prove three im portant features of distributed routing algorithms:
L e m m a 3.1 (D e a d lo c k ) Starting from a configuration that satisfies the legitimacy predicate, the
network will not deadlock.
P ro o f. Deadlocks are caused when processors are waiting on resources that are never freed. The
following situations cause resources to be unavailable forever:
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• There is a cycle in the network channel dependency graph. The W est-First routing algorithm
is proven to be deadlock free since all channel assignments in a circuit are made in strict
descending order. We assumed th at the network is in a legitimate state, so the (C l) predicate
holds for every circuit, and the (P I) predicate holds for every processor. If a circuit contains
a cycle in it. then it violates the antisymmetric property of the well-ordering R in (C l). The
predicate (P I) is immediately violated by an invalid channel assignment.
• .A CTS variable corruption causes the CTS variable for an incoming channel to be set to HIGH
when there is no d a ta in the flit buffer. There is no d a ta to send, so the incoming channel is
set to not ready to receive forever. We assumed th at the network is in a legitimate state, so
the predicate (P2) holds. Therefore, this fault cannot occur.
• There is an unroutable header flit in an incoming channel Buffer variable. The unroutable
header flit can occupy a critical incoming channel forever. We assumed th at the network is in
a legitimate state, so the predicate (P4) holds. Therefore, this fault cannot occur.
• There is an unroutable d a ta or tail flit in an incoming channel Buffer variable. The unroutable
body flit can occupy a critical incoming channel forever. We assumed th at the network is in a
legitimate state, so the predicate (P5) holds. Therefore, this fault cannot occur.
• There is a outgoing channel Lock variable that will never be released. We assumed th at the
network is in a legitim ate state, so the predicate (C4) holds. Eventually the circuit containing
the channel resource will be removed from the network.
In any case, when the network is in a legitimate state, a deadlock cannot occur.

□
L e m m a 3.2 ( S ta rv a tio n ) Starting from a configuration that satisfies the legitimacy predicate, the
network will not starve.
P ro o f. .A processor is stzirved if it needs to send a message, but it is unable to do so due to the
scheduler or because it is too busy routing other messages. We assumed a fair scheduler, so any
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processor th at wishes to send a message may do so whenever needed using its internal virtual channel
with channel id = maxchannelid. This channel is included in the input selection policy round-robin
scheme, so all of the flits inputs from the processor will be accepted and introduced onto the network.

□
L e m m a 3.3 (L ivelock) Starting from a configuration that satisfies the legitimacy predicate, the
network will not livelock.
P ro o f. The network is livelocked when processors are executing as normal, but no progress is made.
No progress is made in the network when flits are routed but none are ever delivered, or if processors
do not allocate resources fairly. We assumed a fair input selection policy as well as a FIFO output
selection policy, so each processor will fairly receive flits and fairly allocate resources. If all message
flits are routed and none are ever delivered, then there is a cycle in the network. West-first routing
is deadlock free in a legitimate state, and in Lemma 3.1 we proved th at deadlocks cannot occur in
a legitimate state.

□

T h e o re m 3.1 (P ro g re s s ) Starting from a configuration that satisfies the legitimacy predicate, the
network will not deadlock, livelock. or starve.

3.S.2.2

Reliable Delivery

Next we prove th at every flit transm itted will be received, and th at every flit received will be
trzinsmitted until it is delivered, and finally we show th at every message circuit will be destroyed.
L e m m a 3.4 (R e lia b ility I) Starting from a configuration that satisfies the legitimacy predicate,
every flit sent to a processor is eventually received.
P ro o f. Assume for a contradiction th at the network is in a legitim ate state, and a Processor P with
an true RECV action on a particular incoming channel

will never be activated. The scheduler

is fair, so given zm infinite execution sequence, the Processor P will be selected by the scheduler
an infinite number of times. Since the RECV action on P '* czm never be activated, there must
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be an infinite sequence of other actions th at are true in Processor P. There cannot be an infinite
execution of SEND actions without an infinite set of corresponding RECV action activations to fill the
flit buffer. Since we must have an infinite set of RECV action activations, and we assumed a round
robin input selection policy, then the RECV action on the incoming channel

will be activated.

□
L e m m a 3.5 (R e lia b ility 2) Starting from a configuration that satisfies the legitimacy predicate,
every flit received at a processor is eventually delivered or written to the local Buffer variable.
P roof. In the actions (R l). (R2). and (R3). there are three possible outcomes for a received flit:
delivery, discard, or write to a flit buffer. .Assume for a contradiction th at the network is in a
legitimate state, and a received flit is discarded. The RECV guarded statem ents call the procedures
CHECK-PATH. PROCESS-BODY. and FORCE-PATH. which contain the only discard actions. Every
discard statem ent is protected by a guard that checks for wrong turns, branching circuits, and cycles.
Since we assumed th at the network is in a valid state, those guards will never be activated so the
flit cannot be discarded.

□

L e m m a 3.6 (R e lia b ility 3) Starting from a configuration that satisfies the legitimacy predicate,
every processor having an incoming channel Buffer variable containing a flit eventually transmits
this flit.
P roof. .Assume for a contradiction th at the network is in a legitimate state and there is a P ’*^.Buffer
variable that contains a flit th at will never be transm itted.
.A SEND action requires three things to fulfill: the channel lock variable of an outgoing channel
P°^ = P '^ . the CTS variable of the adjacent processor (read from the outgoing channel) must be
set to LOW. and the flit buffer must contain a flit.
If the flit is a header flit, then by progress it will eventually be granted the outgoing channel
resource P “^ by a FREECHANNEL call. If the flit is a d a ta or a tail flit, and the processor is in
a legitimate state, we can assume th at an outgoing channel P"* is already reserved for the flit.
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Assuming th at there are no cycles in the network, eventually P " .C T S will be set to LOW. and the
SEND action will be activated.

C

L e m m a 3 .7 (R e lia b ility 4) Starting from a configuration that satisfies the legitimacy predicate, a
transmitted flit is never misrouted.
P roof. The function CHECK-PATH will never route a header flit along an invalid turn, the channel id
of the incoming channel and outgoing chaimel will always be compared for legitimacy. The function
FORCE-PATH will do the same, as well as guarantee th at a header flit cannot be w ritten to the
buffer if it requires an invalid turn.
The RECV action (R l) performs all of the adaptive routing. The FREE-CHANNEL function will
only allow static moves.
• (P'^.Buffer.dest.x < P.i)

A

(P °“'.ID > P ".ID ). .A header flit that requires a faulty west route

cannot happen, since the action for an east route action will not activate on a flit that has
reached its destination x-coordinate.
• (P “ .Buffer.dest.x = P.i)

A

(P'-'.Buffer.dest.y < P.j)

A

(P"".1D > P'^.ID)

A

(P °‘*’.ID > P “ .ID).

A header flit th at has reached its destination x-coordinate. but cannot move west or south will
never exist on the network. This can only happen if a header flit is routed too far north
after the destination x coordinate is reached. (R l) would have delivered the header flit at the
appropriate destination.
• ( P ‘*.BufFer.dest.x = P.i)

A

(P'-'.Buffer.dest.y > P.j)

A

(P°".ID > P “ .ID)

A

(P °“'.ID > P “ .ID).

A header flit that has reached its destination x-coordinate. but needs to go north is unroutable
if it cannot move west or north can never exist on the network. (R l) would have delivered the
header flit a t the appropriate destination.

L e m m a 3.8 (R e lia b ility 5) Starting from a configuration that satisfies the legitimacy predicate, a
header flit will always reach its destination.
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P ro o f. We proved in Lemma 3.7 th at a header flit is never misrouted. so a flit can never return to
the same processor in a legitimate configuration. There are only finitely many routing actions that
can be performed in a mesh without a cycle. Thus there are only finitely many legitimate processors
that can be traversed by a header flit. One of those legitimate processors is the destination, where
the header flit is delivered.
L e m m a 3 .9 (R e lia b ility

Q

6

) Starting from a configuration that satisfies the legitimacy predicate,

every structurally correct circuit C mill be destroyed.
P ro o f. This follows from (S3), since no tail flits are lost and since R well-orders C. the tail flit
will eventually reach the destination. The last action in (S3) tears down each channel lock passed
through in C.

□

T h e o re m 3 .2 (R e lia b ility ) Starting from a configuration that satisfies the legitimacy predicate,
every flit sent to a processor ts eventually received. Every flit received at a processor is eventually
delivered or written to the local Buffer variable. Every processor having an incoming channel Buffer
variable containing a flit eventually transmits this flit. No header flits are misrouted. Every header
flit will reach its destination. Finally, every structurally correct circuit C is eventually destroyed.
T h e o re m 3 .3 (C lo su re ) Once the network is in a legitimate state, all new and structurally correct
messages introduced on the network will eventually reach their destination.
P ro o f. This follows from both Theorem 3.1 and Theorem 3.2. In Theorem 3.1 we proved that the
algorithm czinnot be deadlocked or livelocked. and th a t new messages tire zdways introduced onto the
network. Then in Theorem 3.2 we proved that every one of those introduced messages is eventually
delivered.

□

3.8.3

Convergence

Lastly, we prove th at this algorithm will converge to a legitim ate state from any arbitrary initial
ization in finite time. This is done in the same manner as in chapter two using the convergent stair
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(or attractor) m ethod. First we show th at TRUE is an a ttrac to r of all processor predicates. Then
we show th at the processor predicates are attractors for the message and circuit predicates. Thus
we prove th at the conjunction of all predicates will eventually hold in the system, and the system is
in a legitim ate state.

3.S.3.1

Processor Predicates

First we prove th at starting from an arbitrary configuration, all of the processor legitimacy state
predicates will be satisfied in finite time.
L e m m a 3.10 ( P i ) Starting from an arbitrary configuration, (P i) eventually holds.
P ro o f. Assume th at there is a t least one invalid channel assignment in the network at Processor P .
Let P°^.Lock = P '^

A

P " .I D > P " .ID . The action (E l) is enabled on P . and given the fair scheduler

it will be activated. The actions of (E l) will set P ".B uffer to < em pty> . P “ .CTS to LOW. and then
FREE-CHANNEL will be called on P°®. FREE-CHANNEL will result in a valid channel assignment
for P ".L o ck .

3

L e m m a 3.11 (P 2 ) Starting from an arbitrary configuration, (P2) eventually holds.
P ro o f. This is guaranteed by the (E2) action. Given the fzdr processor scheduler. (E2) will eventually
be activated on P . The statem ents of the action (E2) will satisfy network predicate (P2).

3

L e m m a 3.12 (P 3 ) Starting from an arbitrary configuration. (P3) eventually holds.
P ro o f. Assume that a Processor P has an input channel P '^ such th at two channels p°*^ and p °^have their Lock variable set to P " . Assume the worst possible case in th at neither of these Lock
variables violate (P I), so they will not be autom atically corrected by other means. We have three
possibilities th at may happen at P to correct the circuit:
• The RECV action (R l) is activated. The first action in (R l) performed on channel P '^ is to
free all outgoing channel Lock variables equal to P “ . Both P “ ^ and P “*- will be freed, and
(P3) is satisfied.
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One of the RECV actions (R2) or (R3) is activated on P “ . meaning th at a d ata or tail flit has
been received. The SEND-BODY procedure will check for a branching circuit, and P destroys
both P °^‘ and P “ - (there is no way for P to know which way the header went). Thus (P3)
is satisfied.
Xo RECV actions are performed at all on P '^ . thus the TIMEOUT action (E5) will activate on
each output channel in the branch, thus satisfying (P3).

L e m m a 3 .1 3 ( P 4 ) Starting from an arbitrary configuration. (P4) eventually holds.
P ro o f. The action (E3) deals specifically with header flits th a t cannot ever reach their destination
with valid turns. More specifically P".B uffer = hflit (time, dest) and:
• P'^.Buffer.dest.x < P.i

A

P °“-'.ID > P ".ID . A header flit needs to go west, but it cannot.

In the west-first routing scheme, a flit is statically routed west first. .After a move in any
other direction, a flit can never be routed west again. This error can occur if a header flit is
misrouted too far east.
• P " Buffer.dest.x = P .i

A

P'-^ Buffer.dest.y < P .j

A

P°*.ID > P “ .ID

A

P ° ‘*'.ID > P “ .ID. .A

header flit th a t has reached its destination x-coordinate. but needs to go south is unroutable if
it cannot move west or south. This error can occur if a header flit is misrouted too far north.
• P'-'.Buffer.dest.x = P i

A

P"".Buffer.dest.y > P .j

A

P""*.ID > P “ .ID

A

P^^.ID > P ".ID . A

header flit th at has reached its destination x-coordinate. but needs to go north is unroutable if
it cannot move west or north. This error can occur if a header flit is m isrouted too far south.
Therefore, the actions of (E3) set P “ .Buffer = < e m p ty i, thus satisfying processor predicate
(PA).
L e m m a 3 .1 4 (P S ) Starting from an arbitrary configuration. (P5) eventually holds.
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P ro o f. A d ata or tail flit is unroutable a t a Processor P if it is contained in an incoming channel
Buffer variable, and P does not have an outgoing channel lock for it (none of the SEND actions will
ever evaluate true). Since P has no concept of where to send the flit, it must be discarded. Action
(E4) will be activated on Processor P to facilitate this.

3.S.3.2

□

Message Predicates

Next we prove that starting from an arbitrary configuration, the message legitimacy predicate
will be satisfied in finite time.
L e m m a 3.15 ( M l) Starting from an arbitrary configuration. (Ml) eventually holds.
P ro o f. The algorithm will deal with structurally incorrect messages in the following manner:
• Header fragments contain a header flit and zero or more d ata flits. This message fragment will
route to their destination, leaving a stale circuit behind them. Both stale and broken circuits
are handled in Lemma 3.16
• Headerless fragments cannot traverse the network forever as in the ring algorithm. .Assuming
that the network has no illegitimate turns, a d a ta or a tail flit will be delivered to the processor
of the last incoming channel in the circuit.

3.8.3 3

Circuit Predicates

Finally, we prove th at starting from an arb itrary configuration, the conjunction of all circuit
legitimacy predicates is eventually satisfied.
L e m m a 3.16 ( C l ) Starting from an arbitrary configuration. (Cl) eventually holds.
P ro o f. Structurally invalid circuits are all circuits C, such th at C cannot be well ordered by R . If
there is a hole or a branch in a circuit, C cannot well order R since there are at least two incomparable
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processors in the circuit. Two processors th at are incomparable in R have no path between them.
Assume that there is a circuit fragment C = { P “ . F " .

...... P y }. We can safely assume

th at a tail flit will not traverse this entire circuit (or else we are done). Since the circuit is a fragment,
eventually no more flits will move across the outgoing channels (none can be introduced, since there
is no path into P{^). The action (E5) will be eventually activated on each outgoing channel in C.
and the circuit will be destroyed. Examples of branching, broken, and logically invalid circuits are
provided in Figures 3.4 and Figure 3.5. Each circuit is eventually removed from the network by the
algorithm.

□

L e m m a 3 .17 (C 2) Starting from an arbitrary configuration. (C2) eventually holds.

P ro o f. .A logically invalid circuit is the result of multiple channel lock corruptions th at result in
a crossed or a dead end circuit. If a circuit satisfies (C l), a tail flit can move from one end of the
well-order to the other, and (S3) will clear out the channel locks. If no tail flit exists on the circuit,
then the circuit is stale, and handled the same as a circuit fragment in Lemma 3.16.

O

L e m m a 3.18 (C 3) Starting from an arbitrary configuration. (C3) eventually holds.
P ro o f. This follows from 3.17. where we proved that logically invalid circuits are removed from the
network.

□

L e m m a 3.19 (C 4) Starting from an arbitrary configuration. (C4) eventually holds.
P ro o f. W'e proved in Lemma 3.16 th at structurally invalid circuits are removed from the network.
Lemma 3.17 proves th at logically invalid circuits are removed from the network. Thus any circuit
will be removed from the network in finite time.

□

T h e o r e m 3 .4 (C o n v e rg e n c e ) Once the network is in an illegitimate state, it will return to a valid
state in finite time. We have proven that each o f the predicates will hold after finite time, so the
conjunction of the predicates will hold after a finite time.
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CHAPTER 4

CONCLUSIONS

We have proposed two self-stabilizing wormhole routing algorithm s, one for a ring and one for a mesh
topolog}'. From any arbitrary network state, the algorithm will converge to a legitimate one in finite
time, and the algorithm will remain in a legitimate state until a fault occurs. In a ring topology, our
wormhole routing algorithm tolerates any type of faulty message. In a mesh topology, our algorithm
not only tolerates faulty messages, but it also tolerates faulty circuits. In both algorithms messages
may be lost while the network is in error, but messages will always be delivered in a legitimate state.
Self-stabilization will allow distributed computations in a massively parallel multiprocessor system
to continue in spite of faults rather than having to stop and sta rt over.
Further research needs to be done in terms of the additional time complexity and bandw idth
overhead associated with the self-stabilizing code for each algorithm . Other topologies such as the
h\"percube and torus ring should be studied. Since all algorithms presented in this thesis are unicast
algorithms (meaning there is only one sender and receiver), further research needs to be done in
self-stabilizing multicast wormhole routing algorithms.
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